Shubhankar Pawade

Shubhankar Pawade

Member of Technical Staff @ AMD

About

Completed Masters of Electrical and Computer Engineering at Carnegie Mellon University and joined Intel Corporation. I am interested in the domains of Computer Architecture, Embedded System Design and VLSI Design. In my Masters, I have been involved in projects like Design and Implementation of various Branch Predictors, writing parallel programs using CUDA for K-means clustering algorithm and AES encryption, Complete SoC Design, Developing real-time kernel capable of admission control, task scheduling and synchronization and writing fault collapser for ATPG systems. I believe these projects have immensely aided my learning curve and have given me strong insights in the field of Electrical and Computer Engineering. I have completed my Bachelors of Engineering in Electronics and Instrumentation from Birla Institute of Technology and Science-Pilani, K. K Birla Goa Campus. I have interned at NVIDIA-Bangalore, India for 6 months working in GPU Full-chip Verification Team. Primarily, I collaborated with my team in debugging GPU full-chip bugs using System Verilog test cases. I was also involved in development of audio controller transactor for performance analysis of GPU units, and building reset checker for validation of proper functioning of all reset signals in the system. I have done academic projects spanning various domains like Computer Architecture, Embedded systems, VLSI architecture, Memory Systems, Wireless sensor networks and Digital Signal Processing.

Country

United States

City

San Jose

Industry

Semiconductors

Skill

Design Specifications, RTL Verification, Cache Coherency, Functional Verification, Test Planning, System on a Chip (SoC), RTL Design, TCL, Jasper, Formal Verification, Assertions, Very-Large-Scale Integration (VLSI), Verilog, Core Java, Test Cases, Systems Design, Debugging, C, AutoCAD, VHDL

Experience

AMD

Member of Technical Staff

AMD

LinkedIn
2025-3 - Present · 1 yr 7 mos

Santa Clara, California, United States

Samsung Semiconductor

Staff Formal Verification Engineer

Samsung Semiconductor

LinkedIn
2024-9 - 2025-3 · 7 mos
Intel

Formal Verification Engineer

Intel

LinkedIn
2020-2 - 2024-9 · 4 yrs 8 mos

Hillsboro, Oregon, United States

• Feature Validation - Test planning, formal assertions, covers, constraints, functional coverage and sign-off • Validation of Cache Coherence, Security, Performance and Functional features • Validation Methodology - formal tools and techniques like abstractions, proof accelerators and reductions • Architected overall Formal Validation infrastructure • Tools - experience in JasperGold FPV, Coverage, XPROP Apps, Superlint

Carnegie Mellon University

Teaching Assistant

Carnegie Mellon University

LinkedIn
2019-8 - 2019-12 · 5 mos

Greater Pittsburgh Area

Teaching Assistant for ULSI Technology Status and Roadmap for System on Chips and System in Package (18664)

Carnegie Mellon University

Research Assistant

Carnegie Mellon University

LinkedIn
2019-5 - 2019-8 · 4 mos

Greater Pittsburgh Area

Worked on developing a software infrastructure to access memory by row-buffer locality to minimize row-buffer misses. The project assumed that the data set is very large and sparsely scattered such that consequent accesses may not be present in last level of cache. Thus, there could be a huge penalty to access the DRAM if there are large number of row-buffer misses. Tried tackling this issue during the Summer'19 and currently working on it for Research Credits.

NVIDIA

Intern

NVIDIA

LinkedIn
2017-7 - 2017-12 · 6 mos

Bangalore

- Aided in development of reset checker for validation of proper functioning of all reset signals in system - Developed an audio-controller transactor for performance analysis of GPU units - Assisted in memory management unit verification by resolving bugs for GPU fullchip using System Verilog test cases

ECLIPSE INSTRUMENTATION PVT. LTD.

Design Engineering Intern

ECLIPSE INSTRUMENTATION PVT. LTD.

2016-5 - 2016-7 · 3 mos

Thane, Maharashtra, India

- Analyzed the design of Electro-surgical units used in medical sectors for its performance analysis - Designed PCB layout for the upcoming Electro-surgical units of the company - Examined the power electronics involved and fail-safe circuitry of the design

Education

Carnegie Mellon University

Carnegie Mellon University

LinkedIn

Electrical and Computer Engineering

2018 - 2019 · 1 yr

Shubhankar Pawade's Contact Information

Email

******@***.com

Phone

(**) *** ****

Find the Right Leads
Find Verified Contact Data

Try with: Jensen Huang @ nvidia.com Click to autofill
LeadContact awards, five-star ratings, and GDPR compliance badges

What LeadContact does well

Find verified emails, phone numbers, and decision-makers with 98% accuracy.

Find Leads

Find Leads

Find the right people by company, role, industry, location, and more.

925M+ professional profiles

Find Leads
Find Emails

Find Emails

Access verified email addresses for your target contacts.

657M+ emails

Find Emails
Find Phone Numbers

Find Phone Numbers

Get cross-validated phone data from multiple top sources.

239M+ phone numbers

Find Phone Numbers

More Accurate. Lower Cost.

Find contact data in 1 tool with 98% accuracy

LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.

LeadContact Logo
Competitor Tools

All these = $289 per month

Great conversations start with the right contact.

It’s time to find yours.