Szu-Han Chen
Student Researcher @ University of Southern California
United States
Los Angeles
Consumer Electronics
Phase-Locked Loop (PLL), Electro-Mechanical Design, RF Circuits, Finite Element Analysis (FEA), Programming Languages, Phase Noise, Oscillators, SPICE, Research Skills, CAD Tools, Cadence Virtuoso, Ansys Mechanical APDL, COMSOL, Autodesk Inventor, AutoCAD, Project Management, Analog Circuit Design, Mixed-Signal IC Design
Experience

Student Researcher
1. Transistor-level simulations of Type II PLL in Cadence Virtuoso using TSMC 65nm PDK. 2. Optimizing LC VCO’s phase noise to achieve low-jitter PLL for high-frequency application. 3. Phase noise = -140 dBc/Hz, Power = 8.42 mV, FoM = -189 dB

Research Assistant
Taiwan Semiconductor Manufacturing Co., Ltd
Technical support in building a piezoelectric platform, including chip design and manufacturing parameter testing, to establish material properties data base for TSMC.
Education
Szu-Han Chen's Contact Information
Phone
Find the Right Leads
Find Verified Contact Data
What LeadContact does well
Find verified emails, phone numbers, and decision-makers with 98% accuracy.
Find Leads
Find the right people by company, role, industry, location, and more.
925M+ professional profiles

Find Emails
Access verified email addresses for your target contacts.
657M+ emails

Find Phone Numbers
Get cross-validated phone data from multiple top sources.
239M+ phone numbers

More Accurate. Lower Cost.
Find contact data in 1 tool with 98% accuracy
LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.
Great conversations start with the right contact.
It’s time to find yours.



