Rajarshi Das

Rajarshi Das

Silicon Engineer @ Meta

About

I am an MS in Computer Engineering student at Texas A&M University, College Station, USA. I am doing research on HPC architectures with Dr. Paul V Gratz. Before this, I worked on shared last-level cache fairness. My interest primarily lies in CPU and GPU Cache/ Memory subsystem architecture, performance analysis, and modeling. I have around five years of experience working with cutting-edge semiconductor products across different market segments and have significantly contributed to 4+ successful product tape-outs.

Country

United States

City

Santa Clara

Industry

Semiconductors

Skill

GPU architecture, Memory Controllers, Performance Modeling, Performance Analysis, C++, Workload Characterization, C (Programming Language), OpenGL Shading Language (GLSL), Microarchitecture, Operating Systems, C, CPU design, High Performance Computing (HPC), Architecture, Flash Memory, Formal Verification, FPGA prototyping, Computer Architecture, Digital Designs, Clock Domain Crossing

Experience

Meta

Silicon Engineer

Meta

LinkedIn
2025-12 - Present · 10 mos

Sunnyvale, CA

Part of Meta Training and Inference Accelerator (MTIA) group working on performance architecture and modeling.

Rivos Inc.

Member of Technical Staff

Rivos Inc.

LinkedIn
2025-6 - 2025-12 · 7 mos

Santa Clara, CA

Memory Subsystem Performance architecture and modeling

Arm

GPU Architecture Intern

Arm

LinkedIn
2024-5 - 2024-8 · 4 mos

Austin, Texas, United States

Studied and evaluated new hashes for the GPU memory subsystem for future Arm GPU products. Conducted performance analysis and scalability studies with graphics and compute workloads.

Texas Instruments

Design Verification Engineer

Texas Instruments

LinkedIn
2021-7 - 2023-7 · 2 yrs 1 mo

Bengaluru, Karnataka, India

Worked both as an SoC and IP Design Verification Engineer. I worked on embedded processors targeted for automotive and industrial segments, handling responsibilities across the stack: from verification planning for RTL and GLS to resolving customer queries.

Samsung Electronics

Senior Hardware Engineer

Samsung Electronics

LinkedIn
2019-6 - 2021-7 · 2 yrs 2 mos

Bengaluru, Karnataka, India

IP Design Verification Engineer for Samsung's NVMe memory controller team.

Education

Texas A&M University

Texas A&M University

LinkedIn

Computer Engineering

ECEN 427: Machine Learning ECEN 676: Advanced Computer Architecture ECEN 689: (Special Topic) Processor Memory Systems CSCE 611: Operating Systems CSCE 735: Parallel Computing ECEN 714: Digital Integrated Circuit Design ECEN 749: Microprocessor Systems Design ECEN 687: Introduction to VLSI Design Automation ECEN 651: Microprogrammed Control of Digital Systems

Jadavpur University

Jadavpur University

LinkedIn

Electronics and Communications Engineering

Rajarshi Das's Contact Information

Email

******@***.com

Phone

(**) *** ****

Find the Right Leads
Find Verified Contact Data

Try with: Jensen Huang @ nvidia.com Click to autofill
LeadContact awards, five-star ratings, and GDPR compliance badges

What LeadContact does well

Find verified emails, phone numbers, and decision-makers with 98% accuracy.

Find Leads

Find Leads

Find the right people by company, role, industry, location, and more.

925M+ professional profiles

Find Leads
Find Emails

Find Emails

Access verified email addresses for your target contacts.

657M+ emails

Find Emails
Find Phone Numbers

Find Phone Numbers

Get cross-validated phone data from multiple top sources.

239M+ phone numbers

Find Phone Numbers

More Accurate. Lower Cost.

Find contact data in 1 tool with 98% accuracy

LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.

LeadContact Logo
Competitor Tools

All these = $289 per month

Great conversations start with the right contact.

It’s time to find yours.