Mayur Kubavat
Design Verification Engineer @ Google
About
Design Verification Engineer with 10+ years of experience building and scaling verification environments for complex IP and SoC designs. Currently at Google working on TPU and PCIe verification. I specialize in developing SystemVerilog/UVM-based verification environments, formal verification flows, and assertion-based verification methodologies. My work spans constraint-random verification, coverage-driven strategies, and verification planning from Vplan development through closure. Technical focus areas: SystemVerilog, UVM, SVA, Formal Verification, PCIe, LPDDR4/5, AMBA ACE/AXI, ARM Architecture, Python.
United States
Mountain View
Computer Software
Design Verification Methodologies, UVM/SystemVerilog, Functional Verification, UVM, SystemVerilog, Computer Architecture, Assertion Based Verification, Formal Verification, ARM Architecture, System on a Chip (SoC), TPU, PCIe, Application-Specific Integrated Circuits (ASIC), C, Verilog, Unified Power Format (UPF), Microcontrollers, Digital Circuit Design, VHDL, Assembly Language
Experience
Education
Mayur Kubavat's Contact Information
Phone
Find the Right Leads
Find Verified Contact Data
What LeadContact does well
Find verified emails, phone numbers, and decision-makers with 98% accuracy.
Find Leads
Find the right people by company, role, industry, location, and more.
925M+ professional profiles

Find Emails
Access verified email addresses for your target contacts.
657M+ emails

Find Phone Numbers
Get cross-validated phone data from multiple top sources.
239M+ phone numbers

More Accurate. Lower Cost.
Find contact data in 1 tool with 98% accuracy
LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.
Great conversations start with the right contact.
It’s time to find yours.





