Dev D.

Dev D.

GPU Implementation @ Apple

About

* 20+ years as Engineering Manager & Tech Lead in building productive teams and successful chips * Expertise in SoC & digital IP backend design including STA, timing closure, physical design, synthesis and verification * Worked extensively with ASIC customers based in Germany, Finland and US * Experienced in working with cross-functional teams to achieve objectives

Country

United States

City

Austin

Industry

Semiconductors

Skill

Python (Programming Language), Project Management, Engineering Management, Customer Relationship Management (CRM), Technical Leadership, Customer Engagement, SoC, ASIC, Static Timing Analysis, Physical Design, Low-power Design, Power Management, UPF, Power Estimation, Equivalence Checking, TCL, Perl, Automation, Team Management, Communication

Experience

Apple

GPU Implementation

Apple

LinkedIn
2024-6 - Present · 2 yrs 4 mos

Austin, Texas, United States

Intel

Physical Design Engineering Manager

Intel

LinkedIn
2018-10 - 2024-6 · 5 yrs 9 mos

Austin, Texas

Intel

Engineering Manager in customer interface role

Intel

LinkedIn
2016-8 - 2018-10 · 2 yrs 3 mos

Tampere Area, Finland

Worked from Finland to support SoC designs as customer interface manager / liaison

Intel

Engineering Manager

Intel

LinkedIn
2014-11 - 2016-8 · 1 yr 10 mos

Pune

* Technical manager for netlist-to-tape out execution of networking ASICs for external customers

LSI, an Avago Technologies Company

ASIC Design Manager

LSI, an Avago Technologies Company

LinkedIn
2014-4 - 2014-11 · 8 mos

Pune Area, India

* Technical lead for netlist-to-tape out execution of internal (Storage) chips and ASICs for external customers * Primary person for technical communication with customers: based in Germany, US * Drove technical decisions, problem solving, face-to-face meetings

LSI, an Avago Technologies Company

ASIC Design Engineer Staff

LSI, an Avago Technologies Company

LinkedIn
2009-4 - 2014-3 · 5 yrs

Pune Area, India

* Led Timing closure & STA for full chips * Developed and drove flow automation and setup for predictable execution * Led activities on low physical design, power implementation, equivalence check, ECOs, etc.

Texas Instruments

Senior Design Engineer

Texas Instruments

LinkedIn
2001-7 - 2009-3 · 7 yrs 9 mos

Bengaluru Area, India

* ARM based IP integration, verification and physical design: leading a team of ~4 contract engineers * Synthesis, physical design & timing closure of TI DSP and ARM processors * Clock tree construction and timing closure of full chip * Contribution to automation flows

Education

Savitribai Phule Pune University

Savitribai Phule Pune University

LinkedIn

Electronics and Telecommunications

1997 - 2001 · 4 yrs

Dev D.'s Contact Information

Email

******@***.com

Phone

(**) *** ****

Find the Right Leads
Find Verified Contact Data

Try with: Jensen Huang @ nvidia.com Click to autofill
LeadContact awards, five-star ratings, and GDPR compliance badges

What LeadContact does well

Find verified emails, phone numbers, and decision-makers with 98% accuracy.

Find Leads

Find Leads

Find the right people by company, role, industry, location, and more.

925M+ professional profiles

Find Leads
Find Emails

Find Emails

Access verified email addresses for your target contacts.

657M+ emails

Find Emails
Find Phone Numbers

Find Phone Numbers

Get cross-validated phone data from multiple top sources.

239M+ phone numbers

Find Phone Numbers

More Accurate. Lower Cost.

Find contact data in 1 tool with 98% accuracy

LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.

LeadContact Logo
Competitor Tools

All these = $289 per month

Great conversations start with the right contact.

It’s time to find yours.