Anuj Shah
GPU Physical Design PPA Engineer @ Apple
About
Graduated from Arizona State University with specialization in Electronics and Mixed signal circuit design. Currently working at Apple.
United States
Austin
Semiconductors
-
Experience

Product Engineer
Austin, Texas, United States
• Involved in designing next generation capabilities of power estimation/rail analysis tool to accommodate the ever-increasing complexities of chip design • Worked on developing new IR Aware Placement Flow to reduce IR Drop using Innovus • Worked with R&Ds and drove product development by exploring the possible algorithms and methodologies • Defined new technical specs and validated the new features

Application Engineer
Austin, Texas Area
• Understood problem statements from transistor level and came up with innovative solutions • Simulated macros using Spectre models in Virtuoso and compared results with Voltus • Experience in running IR (static), IVD, Power EM, Signal EM and analyzed results

Physical Design Engineer
Austin, Texas Area
• Responsible for running EM and IR Drop analysis using Voltus on Cirrus Logic’s next generation audio products • Used Voltus and Prime Power for average, vectorbased, vectorless and inrush power analysis • Closely worked with P&R engineers and provided feedback to improve power grid/reduce IR drop • Designed decap cells which improved cap density by 150% & reduced leakage/fF by 28% compared to foundry decap cells • Designed Level Shifters, delay cells and I2C deglitch blocks and ran EM, IR drop, AMS, SOA checks, transient analysis on extracted netlist using Cadence Virtuoso

IP Design Engineer
Austin, Texas Area
• Involved in re-package and distribution of 3rd party IP as well as development, characterization, view-generation, maintenance, qualification and distribution of in-house IP including standard cells and memories • Responsible for IO development (custom macro transistor level design) like custom GPIO, power, ground pads, I2C, SoundWire PHY interface • Worked with cross functional teams to gather/define/implement specs • Transistor level implementation of the block using CMOS/Domino/Cell-Based styles • Responsible for running layout extracted simulation (PEX) and provided additional views like Verilog, abstract, LEF, timing models like CCS, ECSM, NLDM, AOCV, OCV (for STA) etc. • Closely worked with Product Test Engineers and Validation Engineers to characterize/review Silicon data • Used wide range of analog and digital design tools as well as script development for automation purpose • Used Perforce as a revision control tool to manage data
Anuj Shah's Contact Information
Phone
Find the Right Leads
Find Verified Contact Data
What LeadContact does well
Find verified emails, phone numbers, and decision-makers with 98% accuracy.
Find Leads
Find the right people by company, role, industry, location, and more.
925M+ professional profiles

Find Emails
Access verified email addresses for your target contacts.
657M+ emails

Find Phone Numbers
Get cross-validated phone data from multiple top sources.
239M+ phone numbers

More Accurate. Lower Cost.
Find contact data in 1 tool with 98% accuracy
LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.
Great conversations start with the right contact.
It’s time to find yours.




