Akshay Anup Vartak
ASIC Design Verification Engineer @ Google
About
I am currently working at Google in the TPU DV team. Briefly worked as a Design Verification-ICT3 Engineer in the Wireless SoC team at Apple. Worked on verifying CPU subsytem and Power manager. For almost 5 years, I worked at Intel as a SoC Logic Design Engineer specifically doing SoC verification of Power Management Controller. I graduated from the University of Southern California majoring in Computer Engineering
United States
San Jose
Semiconductors
Design verification, Universal Verification Methodology (UVM), System on a Chip (SoC), Verilog, SystemVerilog, RTL Design, Hardware Architecture, Field-Programmable Gate Arrays (FPGA), Very-Large-Scale Integration (VLSI), Application-Specific Integrated Circuits (ASIC), Machine Learning, Python, C++, VHDL, Matlab, Computer Hardware, Microsoft Office, C, Microsoft PowerPoint, Microsoft Excel
Experience
Education

Computer Engineering
Coursework : EE 457- Computer Systems Organization EE 560 -Digital System Design INF 552 - Machine Learning for Data Informatics EE 577A- VLSI System Design EE 576 - Integrated Memory Devices and Technology EE 590- Directed Research under Prof. Alice Parker
Akshay Anup Vartak's Contact Information
Phone
Find the Right Leads
Find Verified Contact Data
What LeadContact does well
Find verified emails, phone numbers, and decision-makers with 98% accuracy.
Find Leads
Find the right people by company, role, industry, location, and more.
925M+ professional profiles

Find Emails
Access verified email addresses for your target contacts.
657M+ emails

Find Phone Numbers
Get cross-validated phone data from multiple top sources.
239M+ phone numbers

More Accurate. Lower Cost.
Find contact data in 1 tool with 98% accuracy
LeadContact integrates leading enrichment tools to deliver more accurate contact data—without paying for each one.
Great conversations start with the right contact.
It’s time to find yours.





